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A second-order gm-C filter based on the Floating-Gate MOS (FGMOS) technique is
presented. It uses a new fully differential transconductor and works at 2 V of voltage
supply with a full differential input linear range and a THD below 1%. Programming
and tuning are performed by means of a single voltage signal. The transconductor in-
corporates a novel Common-Mode Feedback Circuit (CMFB) based also on FGMOS
transistors.
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I. INTRODUCTION
Low Power (LP) and Low Voltage (LV) circuits
are nowadays extensively demanded by the market
of portable applications (computers, phones,
biomedical implants) [1]. This is leading the circuit
design philosophy to environments where the
scaling down of the power supply is continuously
decreasing, but where the circuit performance
must be also retained. Filters are building blocks
appearing on demanded LP/LV products. Con-
tinuous Time Filters (CTF) could be a good
choice versus the sampled-data filters alternatives,
because they avoid the pre and post-aliasing filters.
Also, they reduce the components spread
(capacitors, current gains, etc.) if large time
constants, as in audio-frequency applications are
required. One of the main drawbacks of CTF is
that tuning processes are necessary due to techno-
logical process variations, but on the contrary
clock-noise is absent.
Continuous Time Filters performance is directly
related to the continuous time integrator quality
measured in terms of power consumption, linear-
ity, noise, phase response and tunability as main
parameters. In the context of LV/LP circuits, some
contributions have been reported. Looking at the
technology capabilities, a first approximation
could classify them in bipolar, BiCMOS or CMOS
designs. Totally bipolar realizations can work at
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LV [2, 3], until V of supply voltage [3]. The best
performance in terms of power efficiency and
dynamic range for LP/LV CTFs has been proved
for these technological realizations in [4, 5]. This
optimal performance is obtained with a non-linear
integration method preserving linear input-output
relationship (companding technique [6]). They
seem to be a good candidate for low-voltage
high-frequency operation [7], although good
results have been also obtained in the audio
frequency range [8]. CMOS realizations are
based on biasing transistors at strong inversion,
on saturation [9-11] or linear [12, 13] region,
and also in weak inversion mode [14-16].
Companding realizations can be found in CMOS
technologies, being possible to be ruled either by
squared-root [11] or by logarithmic [15, 16] laws,
unlike bipolar designs. This fact makes possible to
distinguish between so called log-filters and x/-
filters. The BiCMOS technologies make compa-
tible the reduced voltage swing for bipolar
transistors with MOST working at linear region.
In Refs. [17, 18] circuit techniques are used to limit
the drain-to-source voltage on MOST.
In this paper, a biquad based on a new
transconductor realization is presented. The circuit
is based on the FGMOS transistor principle [19-
20]. The use of this technique makes easy the
voltage-down process without degrading the cir-
cuit performance parameters. The specifications
are focused on the audio frequency range. Large
time-constants for low frequencies (some tens of
Hz) need low gm/C ratios, which forces to low
transconductance values and large integrating
capacitors as well as high output resistance. The
transconductor has good programming and tuning
characteristics. Fully balanced input-output opera-
tion has been used in order to reduce distortion,
so the proposed transconductor includes a new
common-mode feedback circuit (CMFB). The
common-mode feedback circuit presented also
exploits the processing capabilities of the FGMOS
technique. The simulation results obtained
are compared to other audio-frequency filter
realizations.
II. FGMOS BASIC PRINCIPLE
In the FGMOS technique exposed in [19], the
drain-to-source current characteristic of a MOS
transistor is externally modified by adding a set of
capacitors connected to the gate terminal as shown
in Figure l(a). Here, the FGMOS transistor has Vi
(i= 1,2,...,n) input voltages. Ci are the input
capacitors, Cox the floating-gate oxide capacitance,
and CFD, CFS and CFS the overlap capacitances
between the floating-gate to the drain, source and
bulk respectively. The equivalent circuit and
schematic are shown in Figures l(b) and (c),
respectively. The drain-to-source current in satura-
tion if CF9, CFS <<Cr is given by,
Io n wiVi + wnVn wsVs wrVth (1)
i=1
where fin is the transconductance parameter, Vth is
the nominal transistor threshold voltage, Vs and
Vs the body and source voltages respectively. The
weights in Eq. (1) are defined as: wi=Ci/Cr,
WB-- CFB/CT, WS= [1 --(CFB/CT)-- 2/3(Cox/Cr)],
WT=[1--2/3(Co/CT)], being CT the total capaci-
tance seen from the floating gate.
Let us consider the three-input FGMOS case,
where V1 is the input signal (Vi,,- V), and V and
V3 are bias voltages (VbE V2 and Vb3 V3). For
Vs Vs- 0, the following expression results from
Eq. (1),
ID --/n(Wl Vl -[" w2V2 + w3V3 Vth)2 (2)
in which, the drain-current is given as a quadratic
dependence of input voltages’ weighted sum.
s cc... Cn o I"q T T6W F-" v.h o J
v,4 
(a) ()
FIGURE Floating-Gate MOS (FGMOS) transistor: (a)
Capacitors model. (b) Equivalent circuit. (c) Schematic.
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When C1 Cox, Eq. (2) can be rewritten as,
C (gin- Vtth 2,o (3)
where,
C2 C3. (Vth Vb3) (4)Vth Vth "-[--11" (Vth Vb2)-’[--11
This expression enables the reduction of the
threshold voltage seen from the input terminal
(V1). In order to obtain this, it must be fulfilled
that Vb2 > Vth and/or Vb3 > Vth. The magnitude of
the reduction is controlled by the input capacitor
ratios Ci/C1 (i 2, 3). As consequence, the require-
ments for voltage-down are less restrictive. If
C1 C2-- C3 and Vz V3 1.5 Vth, a V;h 0 is
obtained.
Equation (2) can be also interpreted as follows:
the FGMOS transistor has two inputs, Vin+ V1
and Vgn-= V2, and a bias signal, Vb3 V3. The
inputs are symmetrical with respect to the common
mode level (Vcm Via and its weights are
equals, C1 C2. The result for this selection is,
C1Io fln c--y Vcm V’th (5)
where the a threshold voltage,
C3. (Vth Vb3) (6)V;h V,h +
smaller than Vth can be obtained if Vb3 > Vth. The
operation expressed in (5) represents the calculus
of the mean value of the two input signals through
the gate-to-source voltage of a MOST. This gate-
to-source voltage is equal to the voltage common-
mode value, with a threshold voltage controlled by
Vb3. This sensing method for the Vcm voltage can
be used for common-mode correction via feedback
or feedforward circuits. In the following section,
these two basics interpretations of the floating-gate
MOS transistor operation are applied to build the
transconductor used in the biquad filter we
propose to show the feasibility of FGMOS-based
implementations.
llI. FILTER IMPLEMENTATION
The proposed gm-C integrator is shown in Figure 2
[21]. The transconductor is a pseudo-differential
pair composed of M1-M4, with M9-M10 as
active load and a CMFB circuit which will be
described later on. The M1-M4 three-input
FGMOS transistors work as a two cross-coupled
pair, giving a current defined by (Is-I2) or
(Ii-Is), being I1+I2=2Is, and Is the bias
current. The aspect ratios and input capacitors
for these transistors are the same, being different
the bias voltages, Vbl and Vb2. When transistors
are in saturation region, the output current is
calculated as,
IL 2flnCinCc(Vb2 VblC2T Vin Vin2 (7)
where fin is the transconductor parameter
#nCoxW/L, Cin is the input capacitance connected
to Vnl,2, and Cc the control capacitor connected to
Vbl and Vb2 respectively. Cr is the total capa-
citance seen from a floating gate. The large signal
transconductance,
Gm 2flnCinCc(gb2 Vbl (8)
can be easily tuned through the (Vb2-- Vbl) factor.
Values of negative resistances can be also obtained
VDD
M9 MlO
Voutl
MI
casn
FIGURE 2 Fully-differential FGMOS integrator.
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if necessary. Capacitor and voltage biasing value
are selected in agreement with Eq. (4) in order to
reduce the input voltage levels and maintaining
MOST on saturation and strong inversion.
The schematic of the CMFB circuit used is
represented in Figure 3. It is composed of a
differential pair (M12, M13) with diode-connected
transistors as loads (M14,M15). The FGMOS
pair has the same total input capacitance
(CT,lZ=CT,13), and all the capacitors have the
same value. The constant reference voltage (Vzz/
2) is obtained from the mean value of Voz and
ground. According with Eq. (5), the current
through M13 is,
( )2Vdd1013 n
---
Vh (9)
where the new threshold voltage, for equal input
capacitors at Vzz and gnd inputs is,
Vth Vth + Vs (10)
which is compared with the equivalent gate voltage
at M12. The V is the common source voltage of
the differential pair. The drain current in this case
is,
ID12 tn(Vcm V’tth) 2 (11)
where the new threshold voltage is the same as
M13 given in Eq. (10). The differential pair will be
unbalanced when the common-mode level is not
zero (for symmetrical power supplies), sensing the
Vcm,Olt
common-mode voltage level. The output of this
circuit is connected to the transconductor bias
current and a capacitor input of the cross-coupled
input pair to obtain a negative feedback. The
common-mode voltage level can be easily defined
by the capacitor ratios at the CMFB circuit.
The transconductor has been used as basic
block for a second order Tow-Thomas filter. The
schematic of this block is shown in Figure 4. The
equations describing filter operation are:
VBp(S) S" (gml/C1)
Vin(S) S2 t_ S" (gm2/C1)
--
(gm3gm4/CIC2)
(12)
VLp(S) (gmlgm3)/(C1C2)
Vin(S) s2 -at- s" (gm2/C1) q- (gm3gm4/C1C2) (13)
where the typical filter parameters of a second
order section are,
,/gm3gm4o V 122 (14/
Q V/gm3gm4 C1/C2
gin2
(15)
being o and Q the cut-off frequency and the
quality factor, respectively. Using Eqs. (14)- (15),
the Wo and Q tuning can be performed through
control voltages Vbl and Vb2 as shows Eq. (8).
C1
FIGURE 3 Common-mode feedback circuit. FIGURE 4 Tow-Thomas biquad.
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IV. RESULTS
The design of a filter illustrating the circuits
described before has been focused for low-voltage
audio applications. The time constant required
are in the range of [10ms, 25 ts] for frequencies
between 100 Hz to 40 KHz respectively. These time
constants can be implemented by choosing the
adequate transconductance to capacitance ratio
(gm/2rCi-1, 2) in Eqs. (12)-(13). The lowest time
constant imposes large capacitor values, so a
trade-off between capacitor area and Gm value is
necessary. For Ci= 5 pF and a frequency range
between 100 Hz and 10 KHz gm is located between
0.31S and 3nS. Cascode transistor structures
were used at the outputs to increase the output
resistance. The M1 M4 transistors are
W/L=2.5tm/lOtm, with capacitance values of
150 fF, 250 fF and 600 fF for the inputs. The M12
and M13 aspect ratio is 2.5 tm/17 lxm, with input
capacitances of 133 fF, and the total capacitance is
0.533 fF.
Electrical simulations have been performed in a
0.8 lxm CMOS technology, with nominal threshold
voltages of Vtn=0.85V and Vtp=-O.75V.
BSIM3v2 models have been used for MOST.
Figure 5 shows simulation results for the output
current (IL) versus the differential input voltage for
several values of the control voltage (Vb2-- Vbl). In
both, the high linearity of the transconductor and
200mV/div
}’" :: :::::::::::: :::::::::::::::::::::::::
200mV/div
FIGURE 5 Gm-tuning: (a) for (Vb2-- Vbl 0.2, 0.3 and 0.4V and (b) for (Vb2-- Vbl 4, 14 and 24mY.
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FIGURE 6 THD versus peak-to-peak input range: (a) for Gm= 3 nS and (b) for Gm-" 300 nS.
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the extremely wide input voltage range can be
observed. The results obtained with this graphic
agree with Eq. (8). The low distortion has been
confirmed by transient analysis. The THD ob-
tained for gml 3 nS and gm2--300nS are shown
in Figures 6(a) and (b) respectively. Both have
been calculated at the edges of the input Common-
Mode Range (Vcm, min 0 V, Vcm, max 0.8 V ).
The total THD is always below 1%.
Finally, in Figure 7, the bandpass and lowpass
filter transfer function have been obtained for two
values of the cut-off frequency and the quality
(a)
0dB
OdB
1KHz 1KHz 10KHz 100KHz
(b) Frequency
FIGURE 7 (a) Q-tuning and (b) Wo-tuning for both band-pass and low-pass filter transfer-functions.
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TABLE Summary of transconductor HSPICE simulations
gml 3 nS gin2 300 nS
Vsupply
v(v)
CMR
THD@2 V
Power
2V
1.6
2V 2V
0.8 V 0.8 V
<1%
lOtW
factor. Table I summarize the performance of the
transconductor for the maximum and the mini-
mum transconductance values.
V. CONCLUSIONS
A LV/LP filter implementation based on a new
FGMOS transconductor has been presented. The
transconductor uses FGMOS to decrease the
supply requirements as well as to tune the filter
cut-off frequency, obtaining a full range differential
input voltage and two decades for frequency tuning.
Harmonic distortion is always below one per cent
for all input values. The voltage common-mode
correction is performed also by calculating its
possible swing by means an FGMOS differential
pair. The feasibility ofthe block has been illustrated
with a second order Tow-Thomas biquad. The ob-
tained results agree with expectations, and propose
a close solution for low voltage, low frequency
applications with the FGMOS technique.
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